CLAIM AMENDMENTS:

Please amend the claims as described below. In accordance with 37 CFR §1.121, a complete listing of all claims in the application is provided below. Notably, the status of each claim is indicated in the parenthetical expression adjacent to the corresponding claim number.

Claims 1 - 27 (Canceled).

28. (Currently Amended): A semiconductor memory array comprising:
a plurality of memory cells arranged in a matrix of rows and columns, the plurality
of memory cells include a first memory cell and a second memory cell, wherein the first
and second memory cells each include at least a transistor to constitute the memory cell
and wherein the transistor includes:
a source region;
a drain region;
a body region disposed between and adjacent to the source region and
the drain region, wherein the body region is electrically floating; and
a gate spaced apart from, and capacitively coupled to, the body region;
wherein each memory cell includes:
a first data state representative of a first charge in the body region; and
a second data state representative of a second charge in the body region
wherein the second charge is substantially provided by removing charge
from the body region through the source region; and
wherein the drain region of the transistor of the first memory cell and the drain

region of the transistor of the second memory cell are the same region.

29. (Currently Amended): The memory array of claim 28 wherein the plurality
of memory cells further includes a third memory cell wherein the third memory cell
includes at least a transistor to constitute the memory cell and wherein the transistor
includes:
a source region;

a drain region;

a body region disposed between and adjacent to the source region and the drain region, wherein the body region is electrically floating; and

a gate spaced apart from, and capacitively coupled to, the body region; wherein each memory cell includes:

a first data state representative of a first charge in the body region; and a second data state representative of a second charge in the body region wherein the second charge is substantially provided by removing charge from the body region through the source region; and

wherein the source region of the transistor of the second memory cell and the source region of the transistor of the third memory cell are the same region.

30. (Currently Amended): The memory array of claim 28 further including a control unit, coupled to the gate and the drain region of the transistor of the first memory cell, to provide control signals to the transistor of the first memory cell, wherein the transistor of the first memory cell, in response to a first write control signals signal set, stores the first charge in the body region and wherein the first charge is comprised of an accumulation of majority carriers in the body region.

31. (**Currently Amended**): The memory array of claim 30 wherein the majority carriers accumulate in a portion of the body region that is adjacent to the source region of the transistor of the first memory cell and wherein the source regions of the transistors of the first and second memory cell are connected to a fixed voltage.

- 32. (Currently Amended): The memory array of claim 28 further including a control unit, coupled to the gate and the drain region of the transistor of the first memory cell, to provide control signals to the transistor of the first memory cell, wherein the transistor of the first memory cell, in response to a second write control signals signal set, stores the second charge in the body region wherein the second charge is substantially provided by removing charge from the body region through the source region.
- 33. (Currently Amended): The memory array of claim 32 wherein the second write control signals include signal set includes at least first and second signals having positive voltages wherein the first signal is applied to the drain region of the transistor of the first memory cell and the second signal is applied to the gate of the transistor of the first memory cell.
 - 34. (Currently Amended): The memory array of claim 28 further including:
- a reading unit, coupled to the drain region of the transistor of the first memory cell;

4	a control unit, coupled to gate of the transistor of the first memory cell, to provide
5	control signals to the transistor of the first memory cell; and
6	wherein, in response to a read control signal applied to the gate of the transistor
7	of the first memory cell by the control unit, the reading unit determines the charge stored
8	in the body region of the transistor of the first memory cell.
1	35. (Currently Amended): A semiconductor memory array comprising:
2	a plurality of memory cells arranged in a matrix of rows and columns, the plurality
3	of memory cell include a first memory cell and a second memory cell, wherein the first
4	and second memory cells each include at least a transistor to constitute the memory cell
5	and wherein the transistor includes:
6	a source region having impurities to provide a first conductivity type;
7	a drain region having impurities to provide the first conductivity type,
8	a body region disposed between and adjacent to the source region and
9	the drain region wherein the body region is electrically floating and includes
10	impurities to provide a second conductivity type wherein the second conductivity
11	type is different than the first conductivity type;
12	a gate disposed over the body region;

a gate disposed over the body region; wherein the memory cell includes:

13

14

15

16

17

18

a first data state representative of a first charge in the body region wherein the first charge is substantially provided by impact ionization; and

a second data state representative of a second charge in the body region wherein the second charge is substantially provided by removing charge from the body region through the source region; and

wherein the drain	region of the tra	insistor of the	first memory	cell and	the dra	in
•						
region of the transistor o	f the second mem	nory cell are the	e same regio	n.		

36. (Currently Amended): The memory array of claim 35 wherein the pluralit
of memory cells further includes a third memory cell wherein the third memory ce
includes at least a transistor to constitute the memory cell and wherein the transistor
includes:

a source region having impurities to provide a $\underline{\text{the}}$ first conductivity type;

a drain region having impurities to provide the first conductivity type,

a body region disposed between and adjacent to the source region and the drain region wherein the body region is electrically floating and includes impurities to provide the a second conductivity type wherein the second conductivity type is different than the first conductivity type;

a gate disposed over the body region; wherein the memory cell includes:

a first data state representative of a first charge in the body region wherein the first charge is substantially provided by impact ionization; and

a second data state representative of a second charge in the body region wherein the second charge is substantially provided by removing charge from the body region through the source region; and

wherein the source region of the transistor of the second memory cell and the source region of the transistor of the third memory cell are the same region.

37. (Currently Amended): The memory array of claim 35 further including a control unit, coupled to the gate and drain region of the transistor of the first memory cell, to apply control signals to the transistor of the first memory cell wherein the control signals include a first write control signals signal set to accumulate the first charge in the body of the transistor of the first memory cell and a second write control signals signal set to provide the second charge in the body region of the transistor of the first memory cell by removing charge from the body region through the source region of the transistor of the first memory cell.

- 38. (Currently Amended): The memory array of claim 37 wherein the first <u>write</u> control signals include charge is stored in the body region of the first memory cell in response to applying a first signal, having a first negative voltage, <u>applied</u> to the drain region of the transistor of the first memory cell and a second signal, having a second negative voltage, <u>applied</u> to the gate of the transistor of the first memory cell.
- 39. (**Currently Amended**): The memory array of claim 38 wherein the <u>transistor</u> of the first memory cell stores at least a substantial portion of the first charge in a portion of the body region of the <u>transistor</u> of the first memory cell that is adjacent to the source region of the transistor of the first memory cell.
 - 40. (Currently Amended): The memory array of claim 37 wherein the second write control signals include signal set includes a first signal, having a first positive voltage, applied to the drain region of the transistor of the first memory cell and a

- second signal, having a second positive voltage, applied to the gate of the transistor of 4 5 the first memory cell.
- 41. (Currently Amended): The memory array of claim 40 wherein the source 1 2 regions of the transistors of the first and second memory cells are connected to a fixed 3 voltage.
- 42. (Currently Amended): The memory array of claim 41 40 wherein the second charge is stored in the body region of the transistor of the first memory cell in 2 response to removing the first positive voltage from the drain region of the transistor of 3 the first memory cell before removing the second positive voltage from the gate of the 4 5 transistor of the first memory cell.

1

2

3

4

- 1 43. (Currently Amended): The memory array of claim 42 40 wherein, in 2 response to the first and second positive voltages, the transistor of the first memory cell 3 includes a forward bias current between its body region and its source region.
 - 44. (Currently Amended): The memory array of claim 43 wherein the second charge is stored in the body region of the transistor of the first memory cell in response to removing the first positive voltage from the drain region of the transistor of the first memory cell and the second positive voltage from the gate of the transistor of the first memory cell.

45. (Currently Ame	nded): The memory array	y of claim 35 further including
--------------------	-------------------------	---------------------------------

a reading unit, coupled to the drain region of the transistor of the first memory cell, to determine the data state of the first memory cell;

a control unit, coupled to gate <u>of the transistor</u> of the first memory cell, to provide control signals to <u>the transistor of</u> the first memory cell; and

wherein, in response to a read control signal applied to the gate <u>of the transistor</u> of the first memory cell <u>by the control unit</u>, the reading unit senses the charge stored in the body region <u>of the transistor</u> of the first memory cell.

46. (Currently Amended): The memory array of claim 37 35 further including a control unit, coupled to the gate and drain region of the transistor of the first memory cell, to apply control signals to the transistor of the first memory cell wherein the control signals include first write control signals to accumulate the first charge in the body of the transistor of the first memory cell and second write control signals to provide the second charge in the body region of the transistor of the first memory cell by removing charge from the body region through the source region of the transistor of the first memory cell; and

wherein the second write control <u>signals include</u> signal set includes a first signal, having a first positive voltage, applied to the drain region <u>of the transistor</u> of the first memory cell.

47. (**Currently Amended**): The memory array of claim 46 <u>wherein the second</u> write control signals include a second signal, having a second positive voltage, applied to the gate of the transistor of the first memory cell and wherein the second charge is

- stored in the body region of the transistor of the first memory cell in response to removing the first positive voltage from the drain region of the transistor of the first memory cell before removing the second positive voltage from the gate of the transistor of the first memory cell.
- 1 48. (**Currently Amended**): The memory array of claim 47 wherein, in response 2 to the first and second positive voltages, the transistor of the first memory cell includes a 3 forward bias current between its body region and its source region.
 - 49. (**Currently Amended**): The memory array of claim 48 wherein the second charge is stored in the body region of the transistor of the first memory cell in response to removing the first positive voltage from the drain region of the transistor of the first memory cell and wherein the source regions of the transistors of the first and second memory cells are connected to a fixed voltage.

50. (Currently Amended): A semiconductor memory array, disposed in or on a semiconductor region or layer which resides on or above an insulating region or layer of a substrate, the semiconductor memory array comprising:

a plurality of memory cells, <u>including a first memory cell and a second memory cell</u>, arranged in a matrix of rows and columns <u>and disposed in or on the semiconductor region or layer</u>, <u>including a first memory cell and a second memory cell</u>, wherein the first and second memory cells each include at least a transistor to constitute the memory cell and wherein the transistor includes:

9	a source region having impurities to provide a first conductivity type;
0	a drain region having impurities to provide the first conductivity type,
1	a body region disposed between and adjacent to the source region, and
12	the drain region and the insulating region or layer of the substrate, wherein the
13	body region is electrically floating and includes impurities to provide a second
14	conductivity type wherein the second conductivity type is different than the first
15	conductivity type;
16	a gate spaced apart from, and capacitively coupled to, the body region,
17	wherein the memory cell includes:
18	a first data state representative of a first charge in the body; and
19	a second data state representative of a second charge in the body region
20	wherein the second charge is substantially provided by removing charge from the
21	body region through the source region; and
22	wherein the drain region of the transistor of the first memory cell and the drain
23	region of the transistor of the second memory cell are the same region.

51. (Currently Amended): The memory array of claim 50 wherein the plurality of memory cells further includes a third memory cell wherein the third memory cell includes at least a transistor to constitute the memory cell and wherein the transistor includes:

a source region having impurities to provide a the first conductivity type;

a drain region having impurities to provide the first conductivity type,

a body region disposed between and adjacent to the source region, and the drain region <u>and the insulating region or layer of the substrate</u>, wherein the body region is

- 9 electrically floating and includes impurities to provide the a second conductivity type
 10 wherein the second conductivity type is different than the first conductivity type;
- a gate spaced apart from, and capacitively coupled to, the body region;
- wherein the memory cell includes:
- a first data state representative of a first charge in the body; and
- a second data state representative of a second charge in the body region wherein
- the second charge is substantially provided by removing charge from the body
- region through the source region; and

2

3

4

5

6

1

2

3

4

- wherein the source region of the transistor of the second memory cell and the source region of the transistor of the third memory cell are the same region.
 - 52. (**Currently Amended**): The memory array of claim 50 further including a control unit, coupled to <u>the transistor of</u> the first memory cell, to control the data state of the first memory cell wherein, in response to a first voltage applied to the drain region <u>of</u> the <u>transistor</u> of the first memory cell and a second voltage applied to the gate <u>of the</u> transistor of the first memory cell, the first charge is removed from the body region <u>of</u> the transistor of the first memory cell through its source region.
 - 53. (**Currently Amended**): The memory array of claim 52 wherein the control unit, in response to removing the first voltage from the drain region of the transistor of the first memory cell before removing the second voltage from the gate of the transistor of the first memory cell, causes the second charge to be stored in the body region of the transistor of the first memory cell.

54. (**Currently Amended**): The memory array of claim 52 wherein the control unit, in response to applying ground to the drain region of the transistor of the first memory cell before removing the second voltage from the gate of the transistor of the first memory cell, causes the second charge to be stored in the body region of the transistor of the first memory cell.

- 55. (**Currently Amended**): The memory array of claim 52 wherein the control unit, in response to applying a third voltage to the drain region of the transistor of the first memory cell before applying a fourth voltage to the gate of the transistor of the first memory cell, causes the transistor of the first memory cell to store the second charge in its body region.
- 56. (**Currently Amended**): The memory array of claim 52 wherein the transistor

 of the first memory cell stores the first charge in a portion of its body region that is

 adjacent to its source region.
 - 57. (**Currently Amended**): The memory array of claim 52 50 further including a control unit, coupled to the gate and the drain region of the transistor of the first memory cell, to apply control signals to the transistor of the first memory cell wherein:
 - in response to a first write control <u>signals</u> signal set, <u>the transistor of</u> the first memory cell generates and stores the first charge in the body region; and
 - in response to a second write control <u>signals</u> signal set, <u>the transistor of</u> the first memory cell generates and stores the second charge in the body region wherein <u>the</u>

- 8 <u>transistor of</u> the first memory cell generates the second charge by removing charge
- 9 from its body region through its source region; and

2

3

4

5

6

1

2

3

- wherein the first and second write control <u>signals</u> signal sets each include a plurality of signals.
 - 58. (Currently Amended): The memory array of claim 57 wherein the first write control signals include signal set includes a first signal, having a first negative voltage applied to the drain of the transistor of the first memory cell, and a second signal, having a second negative voltage applied to the gate of the transistor of the first memory cell, and wherein, in response to removing the first and second negative voltages, the first charge is stored in the body region of the transistor of the first memory cell.
- 59. (Currently Amended): The memory array of claim 57 wherein the transistor
 of the first memory cell stores the first charge in a portion of the body region of the
 transistor of the first memory cell that is adjacent to the source region of the transistor of
 the first memory cell.
 - 60. (Currently Amended): The memory array of claim 57 wherein the second write control signals include signal set includes a first signal having a first positive voltage applied to the drain region and a second signal having a second positive voltage applied to the gate.

61. (**Currently Amended**): The memory array of claim 60 wherein the second charge is stored in the body region of the transistor of the first memory cell in response to removing the first positive voltage from the drain region of the transistor of the first memory cell before removing the second positive voltage from the gate of the transistor of the first memory cell.

1

2

3

4

5

1

2

3

4

5

1

2

- 1 62. (**Currently Amended**): The memory array of claim 61 wherein, in response 2 to the first and second positive voltages, the transistor of the first memory cell includes a 3 forward bias current between its body region and the source region.
 - 63. (Currently Amended): The memory array of claim 62 60 wherein the second charge is stored in the body region of the transistor of the first memory cell in response to removing the first positive voltage from the drain region of the transistor of the first memory cell and the second positive voltage from the gate of the transistor of the first memory cell.
 - 64. (**Currently Amended**): The memory array of claim 50 further including:
 - a reading unit, coupled to the drain region of the transistor of the first memory cell, to determine the data state of the first memory cell;
- a control unit, coupled to gate <u>of the transistor</u> of the first memory cell, to provide control signals to <u>the transistor of</u> the first memory cell; and

- 6 wherein, in response to a read control signal applied to the gate of the transistor
- 7 of the first memory cell by the control unit, the reading unit senses the charge stored in
- 8 the body region of the transistor of the first memory cell.